****

***Computer Architecture Project’s Report***

**Ain Shams University**

**Computer Engineering and Software Systems**

*Prepared by:*

Aly Mohammed Aly

Marina Gamal Ibrahim

Moussa Mohsen Moureed

Mohammed Said Mohamed Said

*Submitted to:*

Dr. Cherif Salama

**A brief description of the implementation :**

We wrote a class for each component in the circuit, ex: class for data memory, class for ALU.

A final class for the processor containing objects of each component, the processor behaves as a normal circuit where we use getters and setters as wires to connect components together.

**Bonus features:**


Included in the project’s folder 6 programs (one of them is the sort program in lecture 5).

The simulator can take a written instruction however it is not yet completed as it only takes one instruction at a time.

**The datapath we have used:**


We initially used the datapath with jump supported as in lecture 7, however during implementation we faced a problem in implementing jr and jal, to solve this we extended the circuit to support jr by adding a detector circuit that takes the function code of the instruction and gives a flag of 1 if it is equal to the function code of jr, this flag becomes an input along with the op code in the control unit such that if the flag is 1 and the op code is zero the control unit sets the control signals to those of the jr, that’s because although jr is an R-Format instruction it’s control signals are completely different of those of the standard R-Format instructions.

Finally a multiplexer is added to select between read data 1 from source register, ex: $ra, and the output of the last multiplexer in the jump datapath.



As for the jal, we extended the register destination signal and the corresponding multiplexer into a 2 bit signal and a 4-1 multiplexer, were input 0 and 1 of the multiplexer remains unchanged while adding the $ra register as input 2 and a zero as input 3 since it is a don’t care.

The memory to register signal and the corresponding multiplexer were also extended such that inputs 0 and 1 remains unchanged and the pc+4 address is added to input 2 and a zero as input 3 since it is a don’t care, therefore when a jal instruction is fetched, the control unit sets the correct signals including those for the 2 multiplexers mentioned above such that the pc+4 address in written in the $ra register.



**The truth table of the control unit and its logic diagram:**

**The Control Unit:**


|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **JR Flag** | **OP5** | **OP4** | **OP3** | **OP2** | **OP1** | **OP0** | **RD1** | **RD0** | **J** | **BR** | **JR** | **MR** | **MTR1** | **MTR0** |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | X | 1 | 0 | 0 | 0 | X | X |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | X | X | 0 | 1 | 0 | 0 | X | X |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | X | X | 0 | 0 | 0 | 0 | X | X |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | 0 | 0 | 1 | 0 | X | X |


|  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **JR Flag** | **OP5** | **OP4** | **OP3** | **OP2** | **OP1** | **OP0** | **ALU2** | **ALU1** | **ALU0** | **MW** | **ALUSrc** | **RW** |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | X | X | 0 | X | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | X | X | X | 0 | X | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 0 | X | 0 |

**The ALU Control Unit:**

|  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **ALU2** | **ALU1** | **ALU0** | **FN5** | **FN4** | **FN3** | **FN2** | **FN1** | **FN0** | **ALUC3** | **ALUC2** | **ALUC1** | **ALUC0** |
| 0 | 0 | 0 | X | X | X | X | X | X | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | X | X | X | X | X | X | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | X | X | X | X | X | X | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | X | X | X | X | X | X | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | X | X | X | X | X | X | 0 | 1 | 0 | 0 |

**The Logic Diagram:**

****


****

**Assumptions:**


* Two separate memories, instruction memory and data memory.
* A don’t care is treated as a -1 in the code.
* To simulate the stack pointer ($sp) in the data memory we assumed that the first 14 elements in the data memory are reserved for the data memory and initialized to zero, however they can be overwritten.
* The ALU op code signal was extended to a 3 bit signal to allow the ALU control unit to treat addi, andi, ori since they don’t have a function code and a 2 bit signal cannot cover these operations because each one requires a different ALU operation.

**User guide:**

The user is allowed to choose a starting address and is given the option to initialize the data memory first, if the user inputs a starting address which is not a multiple of 4 the programs asks the user to re-enter a correct address, same goes for the memory initialization.


After finishing a list of supported instructions and registers are printed to guide the user while entering the program.

The user is asked to enter an instruction, however the instruction is slightly different from a regular MIPS instruction, a comma is added after the operation name to help us decode the string into separate parts. The decoding code covers all possible miss-inputs or errors in the instruction and inform the user of what the error is and allows him to re-enter. To support labels: the user is given the option to add a label name for each instruction. After finishing writing the program, the instructions in their binary form are printed.




After executing the MIPS program final values of all registers and all memory used are printed.

In this example we did not use the memory, however the $sp reserved space, from address 0 to 56 are initialized to 0 as mentioned above.





Finally, values of all wires are printed.





***Note:***



To make things easier, in the UserInterface class there are 2 methods InputProgram and InputProgram\_FileReader included in the project’s folder a ready made text file which can be directly read using the file reader method to avoid manually entering each instruction especially in large programs.


**List of simulated programs:**



1. \


1. 











1. 





1. 



1. 



1. 

***Note:*** All the programs with their C code, MIPS code and screenshots are included in the project’s folder.

**How the work was split:**

At the beginning, we divided the classes to each one of us.

Marina worked on the ALUControlUnit class and the InstructionMemory class and the MipsProcessor class.

Aly worked on the user interface and the Instruction class and the ControlUnit class.

Mohammed worked on the DataMemory class and the RegisterFile class and the Register class.

Moussa completed the user interface and the MipsProcessor class and worked on the ALU class and the JumpRegisterDetector class integrated the team’s work.